Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed, state-preserving, race-reducing, wide-pulsed-clock domino design style

High-speed, state-preserving, race-reducing, wide-pulsed-clock domino design style

US Patent 6677783 · Granted Jan 13, 2004

Estimated economic value: $61,623,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test, validation, and debug architecture2019
System, apparatus and method for securely protecting a processor in transit2018
Non-linear control for voltage regulator2017
Register alias table cache to map a logical register to a physical register2010
Method and system to self-test single and multi-core CPU systems2008
Determination of cache entry for future operation2008
Method and apparatus for measuring relative, within-die leakage current and/or p2007
Ring oscillator gates in a matrix for aberrant logic gate timing detection2005
Device and method for probing instantaneous high-speed local supply voltage fluc2004
Parameter variation probing technique2003