Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Column redundancy system and method for a micro-cell embedded DRAM (e-DRAM) architecture

Column redundancy system and method for a micro-cell embedded DRAM (e-DRAM) architecture

US Patent 6674673 · Granted Jan 6, 2004

Estimated economic value: $7,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in circuit for testing process and layout effects of an integrated circuit2025
Method and apparatus for faster bitcell operation2025
Structures and methods for deriving stable physical unclonable functions from se2024
Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Cache array macro micro-masking2022
Structures and methods of identifying unprogrammed bits for one-time-programmabl2022
Memory with read circuit for current-to-voltage slope characteristic-based sensi2022
Charge trap memory devices2022
Twin cell memory-based physically unclonable function2022
Authenticating a hardware chip using an intrinsic chip identifier2021
Failing address registers for built-in self tests2021
Testing multi-port array in integrated circuits2021