Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making an integrated circuit device including a graded, grown, high quality gate oxide layer and a nitride layer

Method for making an integrated circuit device including a graded, grown, high quality gate oxide layer and a nitride layer

US Patent 6670242 · Granted Dec 30, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microwave plasma chemical vapor deposition device and application thereof2022
Varied silicon richness silicon nitride formation2021
Varied silicon richness silicon nitride formation2020
Customized polishing pads for CMP and methods of fabrication and use thereof2019
Resistive switching devices having a switching layer and an intermediate electro2017
Programmable impedance elements and devices that include such elements2016
Memory cells with vertically integrated tunnel access device and programmable im2016
Fabrication methods of conducting bridge random access memory (CBRAM) device str2016
Customized polishing pads for CMP and methods of fabrication and use thereof2016
Solid electrolyte memory elements with electrode interface for improved performa2015
Varied silicon richness silicon nitride formation2015
Methods for fabricating memory cells having fin structures with semicircular top2015