Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device and test method thereof using row compression test mode

Semiconductor memory device and test method thereof using row compression test mode

US Patent 6667919 · Granted Dec 23, 2003

Estimated economic value: $381,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and devices for user configurable wear leveling of non-volatil2022
Systems, methods, and devices for user configurable wear leveling of non-volatil2019
Continuous self-calibration of internal analog signals2010
Implementation of a fusing scheme to allow internal voltage trimming2009
System and method for testing one or more dies on a semiconductor wafer2008
Test circuitry wafer2008
Prestage for an off-chip driver (OCD)2008
Integrated circuit in a maximum input/output configuration2007
Implementation of a fusing scheme to allow internal voltage trimming2007
System and method for testing one or more dies on a semiconductor wafer2007
Selective bank refresh2007
Continuous self-calibration of internal analog signals2007