Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming trench MOSFET device with low parasitic resistance

Method for forming trench MOSFET device with low parasitic resistance

US Patent 6645815 · Granted Nov 11, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked dual chip package having leveling projections2015
Semiconductor devices with sealed, unlined trenches and methods of forming same2014
Semiconductor devices with sealed, unlined trenches and methods of forming same2014
Semiconductor component and method of manufacture2014
Stacked dual chip package and method of fabrication2013
Trench shielding structure for semiconductor device and method2013
Methods for manufacturing trench MOSFET with implanted drift region2013
Trenched MOSFETS with improved gate-drain (GD) clamp diodes2013
Trench MOSFET with double epitaxial structure2012
Semiconductor devices with sealed, unlined trenches and methods of forming same2012
Elimination of gate oxide weak spot in deep trench2012
Insulated gate bipolar transistor (IGBT) with monolithic deep body clamp diode t2011