Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for computing incremental checksums

Method and device for computing incremental checksums

US Patent 6643821 · Granted Nov 4, 2003

Estimated economic value: $19,357,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hyperprocessor2009
System independent and scalable packet buffer management architecture for networ2008
Octagonal interconnection network for linking processing nodes on an SOC device 2007
Fetch branch architecture for reducing branch penalty without branch prediction2006
Method and device for computing the number of bits set to one in an arbitrary le2004
Floating point pipeline with a leading zeros anticipator circuit2003
Method and apparatus for generating an end-around carry in a floating-point pipe2000
Super scalar computer architecture using remand and recycled general purpose reg1996
Method and apparatus for floating point normalization1995
Floating point arithmetic unit with size efficient pipelined multiply-add archit1993
Circuit and method for performing integer power operations1993
System for multiple error detection with single and double bit error correction1986