Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating point arithmetic unit with size efficient pipelined multiply-add architecture

Floating point arithmetic unit with size efficient pipelined multiply-add architecture

US Patent 5241493 · Granted Aug 31, 1993

Estimated economic value: $6,793,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program thread selection between a plurality of execution pipelines2022
Methods for constructing lookup tables for division and square-root implementati2019
Floating point unit with support for variable length numbers2019
Iterative division with reduced latency2019
Processing instruction control transfer instructions2019
Processing fixed and variable length numbers2019
Floating point unit with support for variable length numbers2017
Scheduling multiple operations in a divider unit2017
Processing fixed and variable length numbers2016
Mechanism for handling unfused multiply-accumulate accrued exception bits in a p2016
Apparatus and method for implementing instruction support for the camellia ciphe2016
Single cycle data movement between general purpose and floating-point registers2016