Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller with 1×/M× read capability

Memory controller with 1×/M× read capability

US Patent 6633965 · Granted Oct 14, 2003

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for aggregation and streaming of monitoring data2017
Distributed on-chip debug triggering with allocated bus lines2016
Debug apparatus and methods for dynamically switching power domains2016
Debug apparatus and methods for dynamically switching power domains2016
Method and apparatus for on-chip debugging2015
Debug state machines and methods of their operation2015
Multiple clock domain debug capability2015
Correlating traces in a computing system2015
Multiple clock domain tracing2014
System and method for achieving protected region within computer system2014
Debug state machine cross triggering2014
Method and circuitry for debugging a power-gated circuit2013