Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating mask layout data for simulation of lithographic processes

Generating mask layout data for simulation of lithographic processes

US Patent 6631511 · Granted Oct 7, 2003

Estimated economic value: $711,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits and methods of design and manufacture thereof2018
Integrated circuits and methods of design and manufacture thereof2017
Silicided semiconductor structure and method of forming the same2016
Integrated circuits and methods of design and manufacture thereof2016
Method for defining a separating structure within a semiconductor device2015
Mask layout formation2014
Silicided semiconductor structure and method of forming the same2014
Integrated circuits and methods of design and manufacture thereof2014
Lithography systems and methods of manufacturing using thereof2014
L-shaped feature, method of making an L-shaped feature and method of making an L2013
Generating cut mask for double-patterning process2013
Method for defining a separating structure within a semiconductor device2012