Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit die having alignment marks in the bond pad region and method of manufacturing same

Integrated circuit die having alignment marks in the bond pad region and method of manufacturing same

US Patent 6628001 · Granted Sep 30, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solder bump structure for flip chip semiconductor devices and method of manufact2013
Transistor fabrication method2011
Solder bump structure for flip chip semiconductor devices and method of manufact2011
Formation of an integrated circuit structure with reduced dishing in metallizati2010
Integrated circuit with a trench capacitor structure and method of manufacture2009
Dual damascene bond pad structure for lowering stress and allowing circuitry und2005
Wire bonding method for copper interconnects in semiconductor devices2004
CMOS vertical replacement gate (VRG) transistors2004
Process for manufacturing an integrated circuit including a dual-damascene struc2004
Method of forming a semiconductor device2004
Method and system for evaluating technology transfer value2003
Integrated circuit including ESD circuits for a multi-chip module and a method t2003