Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making closely spaced capacitors with reduced parasitic capacitance on a dynamic random access memory (DRAM) device

Method for making closely spaced capacitors with reduced parasitic capacitance on a dynamic random access memory (DRAM) device

US Patent 6617631 · Granted Sep 9, 2003

Estimated economic value: $9,556,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for improving interlevel dielectric gap filling over semiconductor struct2006
Single polysilicon process for DRAM2006
Single poly-si process for DRAM by deep N-well (NW) plate2006
Single poly-Si process for DRAM by deep N well (NW) plate2004
Method for forming high purity silicon oxide field oxide isolation region2004
Keyhole at the top metal level prefilled with photoresist to prevent passivation2003
Method for forming a metal gate integrated with a source and drain salicide proc2003
Process for making embedded DRAM circuits having capacitor under bit-line (CUB)2002
Method for making borderless contacts to active device regions and overlaying sh2002
Method for making cost-effective embedded DRAM structures compatible with logic 2002
Technology for high performance buried contact and tungsten polycide gate integr2002
Method of prefilling of keyhole at the top metal level with photoresist to preve2001