Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for estimating elmore delays within circuit designs

Method and apparatus for estimating elmore delays within circuit designs

US Patent 6606587 · Granted Aug 12, 2003

Estimated economic value: $25,809,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fine-grained disaggregated server architecture2025
Multiple dies hardware processors and methods2024
Multiple dies hardware processors and methods2023
Multiple dies hardware processors and methods2022
Functionally redundant semiconductor dies and package2021
Multiple dies hardware processors and methods2020
Method and apparatus for estimating parasitic capacitance2007
Timing verifier for MOS devices and related method2005
Timing verifier for MOS devices and related method2005
Method and apparatus for performing timing verification of a circuit2003
Method and apparatus for performing timing verification of a circuit2003
Method to compress a piecewise linear waveform so compression error occurs on on2003