Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimizing the integrated circuit chip size for efficient manufacturing

Method for optimizing the integrated circuit chip size for efficient manufacturing

US Patent 6604233 · Granted Aug 5, 2003

Estimated economic value: $46,949,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded scribe lane crack arrest structure for improved IC package reliability 2012
System and method for making photomasks2011
System and method for making photomasks2011
System and method for making photomasks2011
Treatment of trim photomask data for alternating phase shift lithography2011
Methods for adjusting shifter width of an alternating phase shifter having varia2010
System and method for making photomasks2010
Automated circuit design dimension change responsive to low contrast condition d2010
Correcting a mask pattern using multiple correction grids2004
High voltage merged bipolar/CMOS technology1991
Deep trench isolation with surface contact to substrate1990