Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Capacitor under bitline (CUB) memory cell structure with reduced parasitic capacitance

Capacitor under bitline (CUB) memory cell structure with reduced parasitic capacitance

US Patent 6602749 · Granted Aug 5, 2003

Estimated economic value: $4,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectric memory device with blocking layer2025
Integrated circuit and method for manufacturing the same2025
MFM device with an enhanced bottom electrode2025
Semiconductor device and method of forming the same2025
RRAM bottom electrode2025
Embedded ferroelectric memory cell2025
Method of fabricating semiconductor device comprising ferroelectric layer2025
Method and structures pertaining to improved ferroelectric random-access memory 2024
FeRAM MFM structure with selective electrode etch2024
FeRAM decoupling capacitor2024
Semiconductor device and method for manufacturing the same2024
Method for efficiently waking up ferroelectric memory2024