Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for enhancing a power bus in I/O regions of an ASIC device

Method for enhancing a power bus in I/O regions of an ASIC device

US Patent 6598216 · Granted Jul 22, 2003

Estimated economic value: $10,485,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Driver output with dynamic switching bias2016
Terminal metal connection inspection2014
System and method for modeling I/O simultaneous switching noise2013
Early decoupling capacitor optimization method for hierarchical circuit design2013
Multi-segments modeling bond wire interconnects with 2D simulations in high spee2012
System and method for modeling I/O simultaneous switching noise2012
Method, apparatus and computer program product for electrical package modeling2010
Auto connection assignment system and method2010
Auto connection assignment system and method2007
Hierarchical method of power supply noise and signal integrity analysis2007
Integrated circuit chip having a ringed wiring layer interposed between a contac2006
Integrated circuit and package modeling2006