Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for modeling I/O simultaneous switching noise

System and method for modeling I/O simultaneous switching noise

US Patent 8234611 · Granted Jul 31, 2012

Estimated economic value: $5,473,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for modeling I/O simultaneous switching noise2013
System and method for modeling I/O simultaneous switching noise2013
System and method for modeling I/O simultaneous switching noise2013
Early decoupling capacitor optimization method for hierarchical circuit design2013
Multi-segments modeling bond wire interconnects with 2D simulations in high spee2012
Chip-based prober for high frequency measurements and methods of measuring2011
Method, apparatus and computer program product for electrical package modeling2010
Hierarchical method of power supply noise and signal integrity analysis2007
Hierarchical method of power supply noise and signal integrity analysis2007
Integrated circuit and package modeling2006
Apparatus and method to reduce signal cross-talk2006
Efficient and comprehensive method to calculate IC package or PCB trace mutual i2006