Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Level adjustment circuit and data output circuit thereof

Level adjustment circuit and data output circuit thereof

US Patent 6593795 · Granted Jul 15, 2003

Estimated economic value: $1,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Level adjustment circuit and data output circuit thereof2002
Semiconductor memory device having redundant circuit2002
Bias circuit for providing a stable output current1996
Bootstrapped high-speed output buffer1994
Semiconductor memory device1994
Low-power decoder for selecting redundant memory cells1994
Random access memory including word line clamping circuits1992
Sense amplifier circuitry selectively separable from bit lines for dynamic rando1992
Semiconductor memory circuit having dummy cells connected to twisted bit lines1992
Reference voltage generating circuit1992
CMOS RAM having a complementary channel sense amplifier1991
Semiconductor memory circuit having dummy cells connected to twisted bit lines1991