Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for establishing component isolation regions in SOI semiconductor device

Method for establishing component isolation regions in SOI semiconductor device

US Patent 6593637 · Granted Jul 15, 2003

Estimated economic value: $1,952,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of atmospheric discharge energy conversion, storage and distribution2011
Methods for the deposition of high-K films and high-K films produced thereby2004
Stacked polysilicon layer for boron penetration inhibition2004
High density dual bit flash memory cell with non planar structure2004
Interfacial barrier layer in semiconductor devices with high-K gate dielectric m2004
Bi-layer floating gate for improved work function between floating gate and a hi2003
Shallow trench isolation formation with ion implantation2003
MOSFET test structure for capacitance-voltage measurements2002
MOS transistor processing utilizing UV-nitride removable spacer and HF etch2002
Non-reducing process for deposition of polysilicon gate electrode over high-K ga2002
Method for establishing ultra-thin gate insulator using anneal in ammonia2002
Removable spacer technology using ion implantation to augment etch rate differen2002