Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staggered bitline strapping of a non-volatile memory cell

Staggered bitline strapping of a non-volatile memory cell

US Patent 6593606 · Granted Jul 15, 2003

Estimated economic value: $1,952,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Weak erase pulse2024
Method and apparatus to mitigate hot electron read disturbs in 3D nand devices2024
Nonvolatile memory devices, systems and methods with switching charge pump archi2023
Reducing power consumption in nonvolatile memory due to standby leakage current2022
Method and apparatus to mitigate hot electron read disturbs in 3D NAND devices2022
Flash memory components and methods2022
Memory device with adaptive noise and voltage suppression during read-while-writ2021
Concurrent read and reconfigured write operations in a memory device2021
Nonvolatile memory devices, systems and methods with switching charge pump archi2021
Memory arrays with bonded and shared logic circuitry2021
Program verify technique for non-volatile memory2020