Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Measuring integrated circuit layout efficiency

Measuring integrated circuit layout efficiency

US Patent 6591409 · Granted Jul 8, 2003

Estimated economic value: $23,364,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Proactively suggesting a digital medium and automatically generating a ribbon in2025
Influencer watch party2024
Unitized wheel end assembly2023
Plasma corridor for high volume PE-CVD processing2021
Method for manufacturing an interconnect2009
Embedded EEPROM array techniques for higher density2008
Innovative method of correlated double sample (CDS) circuit testing2007
Methods and devices for optimized digital and analog CMOS transistor performance2004
Higher voltage transistors for sub micron CMOS processes2003
Methods and devices for optimized digital and analog CMOS transistor performance2002
METHOD TO PARTIALLY OR COMPLETELY SUPPRESS POCKET IMPLANT IN SELECTIVE CIRCUIT E2002
Integrated bipolar junction transistor for mixed signal circuits2001