Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded EEPROM array techniques for higher density

Embedded EEPROM array techniques for higher density

US Patent 7471570 · Granted Dec 30, 2008

Estimated economic value: $15,979,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced area single poly EEPROM2015
Area-efficient electrically erasable programmable memory cell2013
Area-efficient electrically erasable programmable memory cell2012
Single poly EEPROM without separate control gate nor erase regions2011
Area-efficient electrically erasable programmable memory cell2011
Analog single-poly EEPROM incorporating two tunneling regions for programming th2010
Method to detect poly residues in LOCOS process2010
Method for manufacturing an interconnect2009
Methods for reducing capacitor dielectric absorption and voltage coefficient2009
Memory device with reduced cell area2008
Methods of performance improvement of HVMOS devices2008
EEPROM with etched tunneling window2007