Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit having optimized gate coupling capacitance

Integrated circuit having optimized gate coupling capacitance

US Patent 6576949 · Granted Jun 10, 2003

Estimated economic value: $2,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems and computer program products for managing execution of informa2013
Depth of focus (DOF) for trench-first-via-last (TFVL) damascene processing with 2005
Method of fabricating copper-based semiconductor devices using a sacrificial die2004
Integrated circuit having increased gate coupling capacitance2004
Bit-line oxidation by removing ONO oxide prior to bit-line implant2003
Flash memory with less susceptibility to charge gain and charge loss2002
Process for creating a flash memory cell using a photoresist flow operation2002
Process for fabricating high density memory cells using a polysilicon hard mask2002
Method of reducing contact size by spacer filling2002
Process for optimizing pocket implant profile by RTA implant annealing for a non2002
Method for removing semiconductor ARC using ARC CMP buffing2002
Process for fabricating high density memory cells using a metallic hard mask2002