Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Invention to allow multiple layouts for a schematic in hierarchical logical-to-physical checking on chips

Invention to allow multiple layouts for a schematic in hierarchical logical-to-physical checking on chips

US Patent 6571374 · Granted May 27, 2003

Estimated economic value: $11,691,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient projection based adjustment evaluation in static timing analysis of in2021
Pessimism reduction in cross-talk noise determination used in integrated circuit2020
Pessimism reduction in hierarchical blockage aggressors using estimated resistor2020
Using required arrival time constraints for coupled noise analysis and noise awa2019
Pessimism reduction in hierarchical blockage aggressors using estimated resistor2019
Approximation of resistor-capacitor circuit extraction for thread-safe design ch2019
Gridded glyph geometric objects (L3GO) design method2013
Method and system for comparing lithographic processing conditions and or data p2013
Integrated circuit selective scaling2011
Layout optimization using parameterized cells2011
Pseudo-string based pattern recognition in L3GO designs2010
Graph-based pattern matching in L3GO designs2010