Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache memory array for multiple address spaces

Cache memory array for multiple address spaces

US Patent 6571316 · Granted May 27, 2003

Estimated economic value: $4,163,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shared dynamic buffer in image signal processor2025
Selective poisoning of data during runahead2020
Selective poisoning of data during runahead2018
Lazy runahead operation for a microprocessor2018
Checkpointed buffer for re-entry from runahead2018
Queued instruction re-dispatch after runahead2017
Managing potentially invalid results during runahead2017
Speculative permission acquisition for shared memory2017
Lazy runahead operation for a microprocessor2017
Method and apparatus for enhancing scheduling in an advanced microprocessor2015
Method and apparatus for enhancing scheduling in an advanced microprocessor2015
Adaptive power control2014