Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, apparatus, and program for multiple clock domain partitioning through retiming

Method, apparatus, and program for multiple clock domain partitioning through retiming

US Patent 6567962 · Granted May 20, 2003

Estimated economic value: $14,158,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Equivalence checking of synthesized logic designs using generated synthesis hist2025
Detection of unintended dependencies in hardware designs with pseudo-random numb2023
Migration of a logical partition between mutually non-coherent host data process2023
Cell culture system and method2023
Scalable connectivity verification using conditional cut-points2021
Grouping and partitioning of properties for logic verification2020
Initial-state and next-state value folding2020
Scalable connectivity verification using conditional cut-points2020
Verification complexity reduction via range-preserving input-to-constant convers2020
Scalable liveness verification2019
Adaptive bug-search depth for simple and deep counterexamples2019
Adaptive bug-search depth for simple and deep counterexamples2019