Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for reducing noise effects in content addressable memories

Method and structure for reducing noise effects in content addressable memories

US Patent 6563727 · Granted May 13, 2003

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit for preventing a dummy read in a memory2013
Double data rate output circuit2013
Double data rate output circuit and method2012
Block programmable priority encoder in a cam2012
Double data rate output latch for static RAM device has edge-triggered flip-flop2011
Method and apparatus for performing variable word width searches in a content ad2011
Method and apparatus for performing variable word width searches in a content ad2010
Synchronization circuit and method with transparent latches2009
Method and apparatus for wide word deletion in content addressable memories2009
Circuit for use in a multiple block memory2009
Method and apparatus for interconnecting content addressable memory devices2009
Low voltage data path in memory array2008