Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › NMOS ESD protection device with thin silicide and methods for making same

NMOS ESD protection device with thin silicide and methods for making same

US Patent 6563175 · Granted May 13, 2003

Estimated economic value: $21,585,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor integrated circuit layout structure2018
Semiconductor integrated circuit layout structure2017
Integrated FinFET structure having a contact plug pitch larger than fin and firs2017
Process of fabricating semiconductor device with low capacitance for high-freque2013
Semiconductor CMOS transistors and method of manufacturing the same2009
Method of removing a metal silicide layer on a gate electrode in a semiconductor2009
Method of fabricating strained-silicon transistors and strained-silicon CMOS tra2009
Method of fabricating semiconductor devices and method of adjusting lattice dist2008
Double gate MOSFET device2008
MOS transistor and fabrication thereof2008
Method of fabricating semiconductor devices and method of removing a spacer2008
Method of fabricating a three-dimensional multi-gate device2008