Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce power bus transients in synchronous integrated circuits

Method to reduce power bus transients in synchronous integrated circuits

US Patent 6559701 · Granted May 6, 2003

Estimated economic value: $3,280,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Basic cell architecture for structured ASICs2013
Basic cell architecture for structured application-specific integrated circuits2012
Latch-based random access memory2010
Enhanced power distribution in an integrated circuit2010
Basic cell architecture for structured application-specific integrated circuits2008
System and method for mapping logical components to physical locations in an int2007
Latch-based random access memory (LBRAM) with tri-state banking and contention a2007
Method and apparatus for use of hidden decoupling capacitors in an integrated ci2007
Process for designing base platforms for IC design to permit resource recovery a2007
Semiconductor integrated circuit having voltage-down circuit regulator and charg2005
Reconfigurable memory architecture2005
Multiple-bit memory latch cell for integrated circuit gate array2004