Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer

Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer

US Patent 6551870 · Granted Apr 22, 2003

Estimated economic value: $3,266,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determination of clock path delays and implementation of a circuit design2019
Characterizing circuit performance by separating device and interconnect impact 2010
Characterizing circuit performance by separating device and interconnect impact 2009
Characterizing circuit performance by separating device and interconnect impact 2006
Testing vias and contracts in integrated circuit2006
Structures and methods for determining the effects of high stress currents on co2005
Method of generating an IC mask using a reduced database2005
Structures and methods for determining the effects of high stress currents on co2005
Testing vias and contacts in an integrated circuit2004
Structures and methods for determining the effects of high stress currents on co2004
Testing vias and contacts in integrated circuit fabrication2003
Exposure correction based on reflective index for photolithographic process cont2002