Home › Structures and methods for determining the effects of high stress currents on conducting layers and contacts in integrated circuits

Structures and methods for determining the effects of high stress currents on conducting layers and contacts in integrated circuits

US Patent 6842019 · Granted Jan 11, 2005

Estimated economic value: $23,414,000 ⓘ

Assignee