Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device capable of performing a write operation 1 or 2 cycles after receiving a write command without a dead cycle

Semiconductor memory device capable of performing a write operation 1 or 2 cycles after receiving a write command without a dead cycle

US Patent 6549994 · Granted Apr 15, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of operating memory for having high reliability and memory of implementin2025
Method of restoring data and memory of performing the same2025
System for providing a reference voltage to a semiconductor integrated circuit2011
Level shifter and semiconductor device having off-chip driver2011
Apparatus for measuring transmission delay2010
Semiconductor memory device with data input/output organization in multiples of 2006
Semiconductor integrated circuit device with test element group circuit2006
Semiconductor memory device with internal voltage generators for testing a memor2005
Semiconductor integrated circuit comprising functional modes2005
Semiconductor memory device with data input/output organization in multiples of 2005
Semiconductor integrated circuit device with test element group circuit2004
Method and apparatus for read operation and write operation in semiconductor mem2004