Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modified gate processing for optimized definition of array and logic devices on same chip

Modified gate processing for optimized definition of array and logic devices on same chip

US Patent 6548357 · Granted Apr 15, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stressed material within gate cut region2025
Semiconductor devices with single-photon avalanche diodes and isolation structur2025
Edge seals for semiconductor packages2025
Pneumatic grip systems and material testing systems including pneumatic grip sys2024
Semiconductor devices with single-photon avalanche diodes and isolation structur2024
Techniques for initializing resistive memory devices by applying voltages with d2024
Self-annealing data storage system2024
Processing unit with fast read speed memory device2024
Self-aligned contact openings for backside through substrate vias2024
Edge seals for semiconductor packages2024
Non-volatile memory structure with positioned doping2024
2T-1R architecture for resistive ram2024