Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of developing re-usable software for efficient verification of system-on-chip integrated circuit designs

Method of developing re-usable software for efficient verification of system-on-chip integrated circuit designs

US Patent 6539522 · Granted Mar 25, 2003

Estimated economic value: $14,515,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Promotion of ERAT cache entries2022
Speculative checkin of ERAT cache entries2021
Maintaining consistency between address translations in a data processing system2020
Critical path delay prediction2019
Critical path delay prediction2019
Chip performance monitoring system and method2018
Chip performance monitoring system and method2018
Chip performance monitoring system and method2016
Chip performance monitoring system and method2016
Method and system of communicating between peer processors in SoC environment2016
Method and system of communicating between peer processors in SoC environment2016
Termination of requests in a distributed coprocessor system2016