Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two pole coupling noise analysis model for submicron integrated circuit design verification

Two pole coupling noise analysis model for submicron integrated circuit design verification

US Patent 6536022 · Granted Mar 18, 2003

Estimated economic value: $16,983,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Maintaining processing core affinity for fragmented packets in network devices2025
Maintaining processing core affinity for fragmented packets in network devices2024
Maintaining processing core affinity for fragmented packets in network devices2023
Area-aware test pattern coverage optimization2022
Methods and systems for switchable logic to recover integrated circuits with sho2021
Memory sharing across distributed nodes2019
Secure virtual access for real-time embedded devices2019
Reconfigurable hardware structures for functional pipelining of on-chip special 2018
Inter-processor bus link and switch chip failure recovery2018
Power saving with dual-rail supply voltage scheme2018
Cache probe request to optimize I/O directed caching2017
Secure virtual access for real-time embedded devices2017