Home › Low-latency circuit for synchronizing data transfers between clock domains derived from a common clock

Low-latency circuit for synchronizing data transfers between clock domains derived from a common clock

US Patent 6535946 · Granted Mar 18, 2003

Estimated economic value: $8,987,000 ⓘ

Assignee