Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process and integrated circuit for a multilevel memory cell with an asymmetric drain

Process and integrated circuit for a multilevel memory cell with an asymmetric drain

US Patent 6525361 · Granted Feb 25, 2003

Estimated economic value: $16,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nucleic acid isothermal amplification colloidal gold test device2025
Rice white leaf and panicle gene WLP3 and application thereof in rice stress res2025
Systems and methods for team cooperation with real-time recording and transcript2025
Beam training method, network device, terminal, system, and storage medium2025
Electronic atomizing device2025
Electronic atomizing device2025
Coring and sampling integrated sub and downhole instrument2025
Electronic atomizing device2025
Controlling method and apparatus of cleaning robot, cleaning method and apparatu2025
Coring device2025
Image processing method and electronic device2025
Method and system for measuring composition and property of formation fluid2025