Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware design language generation for input/output logic level

Hardware design language generation for input/output logic level

US Patent 6519757 · Granted Feb 11, 2003

Estimated economic value: $11,665,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing integrated circuit designs containing multiple phase rotators2021
Testing integrated circuit designs containing multiple phase rotators2020
Testing integrated circuit designs containing multiple phase rotators2020
Testing integrated circuit designs containing multiple phase rotators2018
Apparatus and method to coordinate calendar searches in a network scheduler give2012
Validating manufacturing test rules pertaining to an electronic component2012
Indeterminate state logic insertion2012
Automatically creating manufacturing test rules pertaining to an electronic comp2011
Scanned memory testing of multi-port memory arrays2011
Multiplexor with leakage power regulator2010
Coordination of calendar searches in a network scheduler2010
Method and system for low-power level-sensitive scan design latch with power-gat2010