Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor die manufacture method to limit a voltage drop on a power plane thereof by noninvasively measuring voltages on a power plane

Semiconductor die manufacture method to limit a voltage drop on a power plane thereof by noninvasively measuring voltages on a power plane

US Patent 6519744 · Granted Feb 11, 2003

Estimated economic value: $38,289,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inductive linear encoder with gap adjustment2025
Photonic structure and method for manufacturing the same2025
Optical power splitter and method of manufacturing the same2025
Calibration system for wavelength-division multiplexing, wavelength-division mul2025
Low-power flip flop circuit2025
Integrated circuit, system for and method of forming an integrated circuit2025
Method and system for latch-up prevention2025
Flip flop circuit2025
Flip flop circuit2025
Vertical grating filters for photonics2025
Methods of resistance and capacitance reduction to circuit output nodes2025
Semiconductor device, photonic circuit and method for adjusting resonant wavelen2025