Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for detecting or repairing intercell defects in more than one array of a memory device

Method for detecting or repairing intercell defects in more than one array of a memory device

US Patent 6510533 · Granted Jan 21, 2003

Estimated economic value: $3,050,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CAM expected address search testmode2008
Method of stress-testing an isolation gate in a dynamic random access memory2007
Method of stress-testing an isolation gate in a dynamic random access memory2006
System for testing integrated circuit devices2005
DRAM array and computer system2005
Apparatus and method for testing fuses2004
System for testing integrated circuit devices2004
6F2 DRAM array with apparatus for stress testing an isolation gate and method2004
6F2 DRAM array with apparatus for stress testing an isolation gate and method2003
System for testing integrated circuit devices2002
Apparatus and method for testing fuses2002
Apparatus and method for testing fuses2002