Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of stress-testing an isolation gate in a dynamic random access memory

Method of stress-testing an isolation gate in a dynamic random access memory

US Patent 7180802 · Granted Feb 20, 2007

Estimated economic value: $3,238,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of stress-testing an isolation gate in a dynamic random access memory2006
System for testing integrated circuit devices2005
DRAM array and computer system2005
System for testing integrated circuit devices2004
6F2 DRAM array with apparatus for stress testing an isolation gate and method2004
6F2 DRAM array with apparatus for stress testing an isolation gate and method2003
Method for detecting or repairing intercell defects in more than one array of a 2003
System for testing integrated circuit devices2002
Method for detecting or preparing intercell defects in more than one array of a 2000
Single digit line with cell contact interconnect2000
Method and apparatus for hiding data path equilibration time1999
Single digit line with cell contact interconnect1999