Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design architecture for a parallel and serial programming interface

Design architecture for a parallel and serial programming interface

US Patent 6510487 · Granted Jan 21, 2003

Estimated economic value: $2,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low standby power with fast turn on method for non-volatile memory devices2024
Low standby power with fast turn on method for non-volatile memory devices2023
Low standby power with fast turn on method for non-volatile memory devices2021
Low standby power with fast turn on method for non-volatile memory devices2019
Low standby power with fast turn on for non-volatile memory devices2018
Systems, methods, and devices for parallel read and write operations2018
Systems, methods, and devices for parallel read and write operations2017
ESD clamp with a layout-alterable trigger voltage and a holding voltage above th2016
Low standby power with fast turn on for non-volatile memory devices2016
Tile row pixel shift in a tiled display system2016
Capacitors within an interposer coupled to supply and ground planes of a substra2016
Skew compensation for a stacked die2015