Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit capable of being burn-in tested using an alternating current stress and a testing method using the same

Integrated circuit capable of being burn-in tested using an alternating current stress and a testing method using the same

US Patent 6490223 · Granted Dec 3, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices having crosspoint memory arrays therein with multi-level word lin2020
Non-volatile memory device, driving method of memory controller controlling the 2015
Non-volatile memory device using variable resistance element with an improved wr2015
Semiconductor device having resistance based memory array, method of reading and2013
Phase change random access memory device and related methods of operation2013
Semiconductor device having resistance based memory array, method of reading, an2013
Phase change random access memory device and related methods of operation2012
Light emitting pixel and apparatus for driving the same2012
Nonvolatile memory device using variable resistive element2012
Method of discharging bit-lines for a non-volatile semiconductor memory device p2012
Memory cell array biasing method and a semiconductor memory device2012
Nonvolatile memory device with temperature controlled column selection signal le2012