Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for overlapping programmable address regions

Method and apparatus for overlapping programmable address regions

US Patent 6484227 · Granted Nov 19, 2002

Estimated economic value: $1,532,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

I/O node for a computer system including an integrated graphics engine and an in2005
Apparatus and method for providing an external clock from a circuit in sleep mod2004
I/O node for a computer system including an integrated graphics engine2004
Circuit and method for stopping a clock tree while maintaining PLL lock2003
Automatic early PCI transaction retry2003
Flexible address programming with wrap blocking2003
Synchronizing data between differing clock domains2003
Redirecting I/O address holes2002
Direct memory access controller with channel width configurability support2002
Circuit for dynamic signal drive strength compensation2002
Flexible microcontroller architecture2002
Flexible microcontroller architecture2002