Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for stopping a clock tree while maintaining PLL lock

Circuit and method for stopping a clock tree while maintaining PLL lock

US Patent 6624681 · Granted Sep 23, 2003

Estimated economic value: $3,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-die integrated circuit with data processing engine array2024
Multi-die integrated circuit with data processing engine array2023
Fine-grained SD-WAN optimization services for cloud-native applications2023
Network authorization in web-based or single sign-on authentication environments2022
Programmable device having a data processing engine (DPE) array2022
Multi-die integrated circuit with data processing engine array2022
Network authorization in web-based or single sign-on authentication environments2020
Extremely high frequency systems and methods of operating the same to establish 2020
Network address transparency through user role authentication2019
Network resource sharing for routing and forwarding information2018
Extremely high frequency systems and methods of operating the same to establish 2018
Methods and devices for providing service insertion in a TRILL network2017