Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a single upset (SEU) tolerant clock splitter

Method and apparatus for a single upset (SEU) tolerant clock splitter

US Patent 6456138 · Granted Sep 24, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for modeling integrated circuit yield2006
Method and apparatus for a scannable hybrid flip flop2003
Single event upset immune oscillator circuit2002
Circuit for filtering single event effect (see) induced glitches2002
High density, high performance register file having improved clocking means1989
High speed CMOS latch with alternate data storage and test functions1988
Soft error protection circuit for a storage cell1986