Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for distributing a clock on the silicon backside of an integrated circuit

Method for distributing a clock on the silicon backside of an integrated circuit

US Patent 6448168 · Granted Sep 10, 2002

Estimated economic value: $32,074,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Plasma propulsion systems and associated systems and methods2025
Plasma propulsion systems and associated systems and methods2024
Integrated circuit device structures and double-sided electrical testing2023
Systems and methods for long-distance mobile wireless power2023
Group III-N transistors for system on chip (SOC) architecture integrating power 2022
Non-Gaussian Beams for long-distance wireless power transmission2022
Techniques for die stacking and associated configurations2022
Rotation-stabilized beamed-energy receiver, and associated systems and methods2021
Enhanced high-speed airfoil performance, including increased lift/drag ratio, fr2021
Gallium nitride NMOS on Si (111) co-integrated with a silicon PMOS2021
Systems and methods for long-distance mobile wireless power2021
Integrated circuit structures2020