Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Virtual register renamed instruction issue for execution upon virtual/physical rename buffer wrap around detection signaling available physical register

Virtual register renamed instruction issue for execution upon virtual/physical rename buffer wrap around detection signaling available physical register

US Patent 6446194 · Granted Sep 3, 2002

Estimated economic value: $9,688,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing instruction results to a register block of a subdivided register file ba2025
Fast mapper restore for flush in processor2024
Prioritization of threads in a simultaneous multithreading processor core2023
Evicting and restoring information using a single port of a logical register map2023
Steering a history buffer entry to a specific recovery port during speculative f2022
Completion mechanism for a microprocessor instruction completion table2022
Logical register recovery within a processor2022
Processor providing intelligent management of values buffered in overlaid archit2022
Instruction dispatch routing2022
Finish status reporting for a simultaneous multithreading processor using an ins2022
Thread transition management2022
Fused overloaded register file read to enable 2-cycle move from condition regist2021