Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and arrangements for forming a single interpoly dielectric layer in a semiconductor device

Methods and arrangements for forming a single interpoly dielectric layer in a semiconductor device

US Patent 6433383 · Granted Aug 13, 2002

Estimated economic value: $2,174,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming high-voltage transistor with thin gate poly2024
Method of forming high-voltage transistor with thin gate poly2023
Compositions and methods for oncology precision assays2022
Split gate charge trapping memory cells having different select gate and memory 2022
Memory first process flow and device2022
Memory first process flow and device2022
Resistive change elements using passivating interface gaps and methods for makin2022
Memory device having programmable impedance elements with a common conductor for2021
Reference circuits and methods for resistive memories2021
Charge trapping split gate device and method of fabricating same2021
Charge trapping split gate device and method of fabricating same2021
Invisible antennas2021