Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor executing plural instruction sets (ISA's) with ability to have plural ISA's in different pipeline stages at same time

Processor executing plural instruction sets (ISA's) with ability to have plural ISA's in different pipeline stages at same time

US Patent 6430674 · Granted Aug 6, 2002

Estimated economic value: $50,822,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for performing dataload protocol operation testing in an avion2025
Verifying data loading requirements of an avionics unit2023
Combining write buffer with dynamically adjustable flush metrics2013
Combining write buffer with dynamically adjustable flush metrics2013
Replay reduction for power saving2012
Misalignment predictor2012
L1 flush mechanism to flush cache for power down and handle coherence during flu2012
Misalignment predictor2012
Efficient encoding for detecting load dependency on store with misalignment2011
L1 cache flush when processor is entering low power mode2010
Efficient encoding for detecting load dependency on store with misalignment2010
Replay reduction for power saving2010