Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlling burst sequence in synchronous memories

Controlling burst sequence in synchronous memories

US Patent 6425062 · Granted Jul 23, 2002

Estimated economic value: $72,932,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device maintenance of a data storage device including wear levelling, garbage co2024
Computerized system and method for periodically powering up a storage device to 2023
Device maintenance of a data storage device including wear levelling, garbage co2022
Method and apparatus including special programming mode circuitry which disables2006
Status register architecture for flexible read-while-write device2005
System and method for selecting and loading configuration data into a register t2005
Flash memory low-latency cache2004
System and apparatus for increasing the number of operations per transmission fo2004
Dynamic boot block control by boot configuration determination and subsequent ad2003
Investor relations event scheduling system and method2003
Interface for flash EEPROM memory arrays2001
Synchronous page-mode non-volatile memory with burst order circuitry and method 2001